

# United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.		
10/694,807	10/29/2003	Masahiro Takenaka	4074-9	6780		
23117	7590 11/17/2004		EXAM	EXAMINER		
NIXON & VANDERHYE, PC 1100 N GLEBE ROAD			GUERRERO	GUERRERO, MARIA F		
8TH FLOOR	L KOND	ART UNIT	PAPER NUMBER			
ARLINGTON, VA 22201-4714			2822			
			DATE MAILED: 11/17/2004	4 · ·		

Please find below and/or attached an Office communication concerning this application or proceeding.

<u> </u>		Applicat	ion No.	Applicant(s)				
			307	TAKENAKA, MASAHIRO				
Office Action Summary		Examine	or	Art Unit				
		Maria G	uerrero	2822	A			
The MAILING DATE of this communication appears on the cover sheet with the correspondence address Period for Reply								
THE MAILIN  - Extensions of after SIX (6) N  - If the period for If NO period for Failure to repl  Any reply rece	NED STATUTORY PERIOD FOR NG DATE OF THIS COMMUNICA time may be available under the provisions of 3 (ONTHS from the mailing date of this communi or reply specified above is less than thirty (30) do for reply is specified above, the maximum statute by within the set or extended period for reply will wived by the Office later than three months after term adjustment. See 37 CFR 1.704(b).	ATION.  FOR 1.136(a). In no excation.  ays, a reply within the state ory period will apply and wells to be stated and the state of the	vent, however, may a repl ututory minimum of thirty (: vill expire SIX (6) MONTH plication to become ABAN	y be timely filed  30) days will be considered timely IS from the mailing date of this co				
Status								
1)⊠ Respo	onsive to communication(s) filed	on <u>29 October 200</u>	<u>03</u> .					
2a)☐ This a	_							
	Since this application is in condition for allowance except for formal matters, prosecution as to the merits is closed in accordance with the practice under <i>Ex parte Quayle</i> , 1935 C.D. 11, 453 O.G. 213.							
Disposition of	Claims	•						
<ul> <li>4) ☐ Claim(s) 1-20 is/are pending in the application.</li> <li>4a) Of the above claim(s) is/are withdrawn from consideration.</li> <li>5) ☐ Claim(s) is/are allowed.</li> <li>6) ☐ Claim(s) 1-20 is/are rejected.</li> <li>7) ☐ Claim(s) is/are objected to.</li> <li>8) ☐ Claim(s) are subject to restriction and/or election requirement.</li> </ul>								
Application Pa	pers							
•	ecification is objected to by the E							
10)☐ The drawing(s) filed on is/are: a)☐ accepted or b)☐ objected to by the Examiner.								
	ant may not request that any objection	• ,	•	· ,				
	ement drawing sheet(s) including the ath or declaration is objected to b			•	` '			
Priority under	35 U.S.C. § 119							
12) Acknowledgment is made of a claim for foreign priority under 35 U.S.C. § 119(a)-(d) or (f).  a) ■ All b) ■ Some * c) ■ None of:  1. ■ Certified copies of the priority documents have been received.  2. ■ Certified copies of the priority documents have been received in Application No  3. ■ Copies of the certified copies of the priority documents have been received in this National Stage application from the International Bureau (PCT Rule 17.2(a)).  * See the attached detailed Office action for a list of the certified copies not received.								
Attachment(s)								
1) Notice of Refe 2) Notice of Drai	erences Cited (PTO-892) ftsperson's Patent Drawing Review (PTO	049)	4) Interview Sun	nmary (PTO-413) Mail Date				
3) 🔯 Information D	tsperson's Patent Drawing Review (PTO isclosure Statement(s) (PTO-1449 or PTo fail Date	-340) O/SB/08)		rmal Patent Application (PTO-	-152)			

Application/Control Number: 10/694,807 Page 2

Art Unit: 2822

#### **DETAILED ACTION**

1. This Office Action is the First Action on the merits.

#### **Status of Claims**

2. Claims 1-20 are pending.

# **Priority**

3. Receipt is acknowledged of papers submitted under 35 U.S.C. 119(a)-(d), which papers have been placed of record in the file.

## Specification

4. The lengthy specification has not been checked to the extent necessary to determine the presence of all possible minor errors. Applicant's cooperation is requested in correcting any errors of which applicant may become aware in the specification.

## Information Disclosure Statement

5. The information disclosure statement filed October 29, 2003 has been considered.

## **Duplicate Claims**

6. Applicant is advised that should claims 4 and 14 be found allowable, claims 7, 10 and 20 will be objected to under 37 CFR 1.75 as being a substantial duplicate thereof. When two claims in an application are duplicates or else are so close in content that they both cover the same thing, despite a slight difference in wording, it is proper after

Art Unit: 2822

allowing one claim to object to the other as being a substantial duplicate of the allowed claim. See MPEP § 706.03(k).

# Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

- (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 7. Claims 1-10 are rejected under 35 U.S.C. 103(a) as being unpatentable over Applicant admitted prior art in view of Perera (U.S. 5,786,263).

Applicant admitted prior art teaches a method of semiconductor device fabrication using a semiconductor substrate comprising a lattice-strain relaxed silicon germanium layer (22) and a lattice strained silicon layer (24) formed in this order of mention onto a silicon substrate (21) (Fig. 4A-4C, pages 1-2). Applicant admitted prior art shows an etching step of etching the portions for device isolation regions of the semiconductor substrate to form device isolation regions (Fig. 4C, pages 1-2). Applicant admitted prior art discloses depositing a protective film for protecting portions for device activity regions onto the surface of the semiconductor substrate before the etching step (Fig. 4B).

Applicant admitted prior does not specifically show a deposition step of depositing a silicon film on the semiconductor substrate and an oxidation step of completely oxidizing the deposited silicon film. Applicant admitted prior does not specifically show

the silicon film having the thickness as claimed. However, Perera shows a deposition step of depositing a silicon film on the semiconductor substrate and an oxidation step of completely oxidizing the deposited silicon film (col. 2, lines 34-47). Perera teaches the silicon film having a thickness ranging from 5 to 60 nanometers (col. 2, lines 36-45).

Therefore, it would have been obvious to a person of ordinary skill in the art at the time the invention was made to modify Applicant admitted prior by including the steps of depositing a silicon film on the semiconductor substrate and completely oxidizing the deposited silicon film as taught by Perera in order to minimize the formation of voids in the isolation structures (Perera, col. 5, lines 10-15).

8. Claims 1-20 are rejected under 35 U.S.C. 103(a) as being unpatentable over lmai et al. (U.S. 5,847,419) in view of Perera (U.S. 5,786,263).

Imai et al. teaches a method of semiconductor device fabrication using a semiconductor substrate comprising a lattice-strain relaxed silicon germanium layer (15) and a lattice strained silicon layer (16) formed in this order of mention onto a silicon substrate (Fig. 3D, col. 4, lines 55-65, col. 8, lines 37-45). Imai et al. shows an etching step of etching the portions for device isolation regions of the semiconductor substrate to form device isolation regions (Fig. 3G, col. 8, lines 54-67). Imai et al. discloses using a semiconductor substrate comprising a lattice-strain relaxed silicon germanium layer, one or more semiconductor layers and a lattice strained silicon layer formed in this order of mention onto a silicon substrate (Fig. 9A-11C, col. 11, lines 64-67, col. 12, lines 1-51). Imai et al. shows depositing a protective film for protecting portions for device

activity regions onto the surface of the semiconductor substrate before the etching step (Fig. 3F-3G, col. 8, lines 54-60).

Imai et al. does not specifically show a deposition step of depositing a silicon film on the semiconductor substrate and an oxidation step of completely oxidizing the deposited silicon film. Imai et al. does not specifically show the silicon film having the thickness as claimed. However, Perera shows a deposition step of depositing a silicon film on the semiconductor substrate and an oxidation step of completely oxidizing the deposited silicon film (col. 2, lines 34-47). Perera teaches the silicon film having a thickness ranging from 5 to 60 nanometers (col. 2, lines 36-45).

Therefore, it would have been obvious to a person of ordinary skill in the art at the time the invention was made to modify Imai et al. reference by including the steps of depositing a silicon film on the semiconductor substrate and completely oxidizing the deposited silicon film as taught by Perera in order to minimize the formation of voids in the isolation structures (Perera, col. 5, lines 10-15).

#### Conclusion

9. The prior art made of record and not relied upon is considered pertinent to applicant's disclosure. Liou et al. (U.S. 5,130,268) and Jun (U.S. 5,915,191) teach the step of depositing a silicon film an oxidizing the silicon film as well known in the art. Xiang (U.S. 6,600,170), Chu et al. (U.S. 5,963,817), Herbots et al. (U.S. 5,241,214), Wang et al. (U.S. 5,155,571), and Hsu et al. (U.S. 6,583,000) show several embodiments related to applicant's disclosure.

Application/Control Number: 10/694,807 Page 6

Art Unit: 2822

1837.

10. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Maria Guerrero whose telephone number is 571-272-

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Amir Zarabian can be reached on 571-272-1852. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

November 8, 2004

MARIA F. GUERRERO PRIMARY EXAMINER